



#5
KW8
9401
PATENTS

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of
Romain DESPLATS et al.

Serial No. 09/831,525

GROUP 2184

Filed May 10, 2001

Examiner Unknown

METHOD AND INSTALLATION FOR FAST LOCATION OF A FAULT IN AN
INTEGRATED CIRCUIT

INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents

Washington, D.C. 20231

Sir:

In compliance with Rules 1.97 and 1.98, and in fulfillment of the duty of disclosure under Rule 1.56, the accompanying documents, copies of which are attached to this statement, are made of record on the enclosed sheet.

A concise explanation of the relevance of these items is that these references were discovered during any searches they or their client had made, or that they were considered in the preparation of the application.

A concise description of the relevance of the French language item is given on page 4 of the present specification, where its title is translated into English.

RECEIVED
JUL 31 2001
Technology Center 2100

Under the provisions of 37 CFR 1.97(e), the undersigned hereby certifies that no item contained in this Information Disclosure Statement was known to any individual designated in §1.56(c), more than three months prior to the filing of this Statement.

Respectfully submitted,

YOUNG & THOMPSON

By



Robert J. Patch
Attorney for Applicants
Registration No. 17,355
745 South 23rd Street
Arlington, VA 22202
Telephone: 703/521-2297

July 27, 2001